A 10 dBm-25 dBm, 0.363 mm2 Two Stage 130 nm RF CMOS Power Amplifier
نویسندگان
چکیده
منابع مشابه
A 10 dBm 2.4 GHz CMOS PA
This report describes the assessment and design of a 10 dBm 2.4 GHz CMOS PA including driver stage. The PA is designed in a 0.18 μm CMOS technology. A three stage PA has been designed due to the high voltage gain needed. Class F has been chosen for the output stage. An output filter short-circuiting the second harmonic frequency and reflecting the third harmonic frequency is used to obtain the ...
متن کاملAnalysis of a 5.5-V Class-D Stage Used in +30-dBm Outphasing RF PAs in 130- and 65-nm CMOS
This paper presents the design and analysis of a 5.5 V Class-D stage used in two fully integrated watt-level, +32.0 dBm and +29.7 dBm, outphasing RF Power Amplifiers (PA) in standard 130 nm and 65 nm CMOS technologies. The Class-D stage utilizes a cascode configuration, driven by an AC-coupled low-voltage driver, to allow a 5.5 V supply in the 1.2/2.5 V technologies without excessive device vol...
متن کاملA Low-Voltage, Low-Power, Two-Stage Amplifier for Switched-Capacitor Applications in 90 nm CMOS Process
Abstract- A novel low-voltage two-stage operational amplifier employing resistive biasing is presented. This amplifier implements neutralization and correction common mode stability in second stage while employs capacitive dc level shifter and coupling between two stages. The structure reduces the power consumption and increases output voltage swing. The compensation is performed by simple mill...
متن کاملA +32 dBm 1.85 GHz class-D outphasing RF PA in 130nm CMOS for WCDMA/LTE
This paper presents a Class-D outphasing RF Power Amplifier (PA) which can operate at a 5.5 V supply and deliver +32 dBm at 1.85 GHz in a standard 130nm CMOS technology. The PA utilizes four on-chip transformers to combine the outputs of eight Class-D stages. The Class-D stages utilize a cascode configuration, driven by an AC-coupled low-voltage driver, to allow a 5.5 V supply in the 1.2/2.5 V ...
متن کاملStraightforward Methodology for Ultra Low Power Design of a RF LNA in 130 nm CMOS technology
This paper describes a straightforward methodology for ultra low power design of a radiofrequency building block in CMOS technology. This design methodology is based on two parameters: First, the inversion coefficient of the transistor and the extracted equations from the radiofrequency circuits. Second, an optimum tradeoff between the performance key parameters such power consumption, gain, no...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of VLSI Design & Communication Systems
سال: 2013
ISSN: 0976-1527,0976-1357
DOI: 10.5121/vlsic.2013.4509